

Miller-Verstärker

Vom Entwurf über die Simulation zum
Layout-Design.

Eine Projektarbeit zum Fach
Sensorelektronik SS07 von

Jürgen Hornberger



Inhalt:

- ▶ Entwurf der Schaltung über Allen/Holberg und Kursgrundlagen
- ▶ Simulation und Anpassung der Werte
- ▶ Einführen von 2 skalierbaren Transistoren
- ▶ Erneute Simulation
- ▶ Layout-Design und LVS-Check

Vorgaben:

Open Loop Gain	>80 db	Output Swing	+/- 0,35 V
Gain Bandwith	10 MHZ	CMRR	>80 db
Phase Margin	>65°	Power Dissipation	<1m W
Settling Time	<1μ s	Voltage Supply	0-3.3 V
Slew Rate	1V/μ s	Load Capacitance	5p F
Offset	<<1μ V	Load Resistance	100K Ω
Input CMR	+/- 1 V		

Berechnung der Millerkapazität:

Phasenrand:

$$\Phi_M = 65^\circ = \pm 180^\circ - \tan^{-1}\left(\frac{GB}{|p_1|}\right) - \tan^{-1}\left(\frac{GB}{|p_2|}\right) - \tan^{-1}\left(\frac{GB}{|z_1|}\right)$$

Mit den Verhältnissen:

$$\begin{aligned}\left(\frac{GB}{|z_1|}\right) &= 1:10 \\ \tan^{-1}\left(\frac{GB}{|p_1|}\right) &= 90^\circ\end{aligned}$$

Ergibt sich eine Millerkapazität von:

$$C_C = 0.285 \cdot C_L = 1.43 \text{ pF}$$

Aspect-Ratios:

Bestimmung nach Allen/Holberg:

$$S_1 = S_2 = \frac{g_{m2}^2}{K_2 I_5}$$

$$S_3 = S_4 = \frac{I_5}{K_3 [V_{DD} - V_{in}(\max) - |V_{T03}|(\max) + V_{T1}(\min)]^2} \geq 1$$

$$S_5 = \frac{2 I_5}{K_5 [V_{DS5}(\text{sat})]^2}$$

$$S_6 = \frac{g_{m6}}{K_6 V_{DS6}(\text{sat.})}$$

$$S_7 = \frac{I_6}{I_5} S_5$$

Excel - Entwurf


Q [F]	Cc [F]	SR [V/s]	I [A]	QMR+ [V]	QMR- [V]	K (N/P) [A/V]	S=W/L	gm [S]	GB [Hz]
5E-12	1,43E-12	1,00E+06		0,5	-0,5	1,70E-04	1,00E+00	1,43E-05	1,00E+00
						5,80E-05	1,00E+00		
Cc/Q * 10	ϕ_m [°]						1,00E+00		
2,8579996	65,00000004		1,18E-05				1,00E+00	5,22982E-05	
			2,36E-05				8,80E+00		
			6,44E-05				2,73E+00	1,43E-04	
							2,40E+01		
Vt(min) [V]	N/F Vt(max) [V]	λ (N/P) [1/V]	β [A/V ²]	Vds5 [V]	Vds7 [V]	Av	Pdiss [Watt]	ST [s]	
0,4	0,6	9,45E-03	1,70E-04	1,78E-01	0,177579486	2,14E+03	0,000290415	1,00E-06	
-0,55	-0,75	2,60E-02	5,80E-05						
				Vout_max	Vout_min				
				1,47E+00	1,472420514				

Aspect-Ratios:


- ▶ Folgende Werte erhält man, nach Einsetzen der Formeln:

W/L₁	1
W/L₂	1
W/L₃	1
W/L₄	1
W/L₅	8.8
W/L₆	2.73
W/L₇	2.40

Simulation:




Simulation: Open Loop Gain




A: (1 80.6963)

Simulation: Bodeplot



A: (9.97498M -17.1946m) delta: (-19.0936K -114.025)
B: (9.95589M -114.042) slope: 5.97191m


Simulation: Settling Time




A: (10.0007u -2.74046u) delta: (166.274n 1)

B: (10.167u 1) slope: 6.0142M

Simulation: Slew Rate




Simulation: Offset




Simulation: ICMR

DC Response




A: (-1.59477 -1.62501) delta: (2.91138 2.94092)
B: (1.31661 1.31592) slope: 1.01015

Simulation: Output Swing



Simulation: Power Dissipation



A: (446.298m 874.467u)


Anpassen der Aspect-Ratio's:

Transistorver.	Berechnung	Simulation
W/L ₁	1	10
W/L ₂	1	10
W/L ₃	1	2
W/L ₄	1	2
W/L ₅	8.8	1
W/L ₆	2.73	67
W/L ₇	24.0	19


Zusammenfassung der Simulation

	Vorgaben	Simuliert
Open Loop Gain	>80 db	80,74 db
Gain Bandwith	10 MHZ	10 MHZ
Phase Margin	>65°	66°
Settling Time	<1μ s	180n s
Slew Rate	1V/μ s	8 V/μ s
Offset	<<1μ V	2,2μ V
Input CMR	+/- 1 V	+/- 1.3 V
Output Swing	+/- 0,35 V	-1.45/ +1.4
Power Dissipation	<1m W	874μ W


Einführen der Scaleable Devices




Ganze Schaltung



Simulation: Gain




Simulation: Bodeplot



A: (7.89693M 96.2687m) delta: (19.7244K -119.415)
B: (7.91686M -119.319) slope: -6.05418m


Simulation: Power dissipation




Zusammenfassung

	Vorgaben	Simuliert	Scaleable Dev.
Open Loop Gain	>80 db	80,74 db	75,6 db
Gain Bandwith	10 MHz	10 MHz	8 MHz
Phase Margin	>65°	66°	61,5°
Settling Time	<1μ s	180n s	180n s
Slew Rate	1V/μ s	8 V/μ s	5 V/μ s
Offset	<<1μ V	2,2μ V	1,47μ V
Input CMR	+/- 1 V	+/- 1.3 V	-1.45 V/+0.9 V
Output Swing	+/- 0,35 V	-1.45/ +1.4	-1.5 V/+1 V
Power Dissipation	<1m W	874μ W	1.67m W

Post Layout Simulation



Transistorpositionen




LVS Check

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	259	207
total	259	207
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	100	100
total	100	100
	terminals	
un-matched	0	0
matched but different type	0	0
total	27	27


Comparison program completed successfully.

Simulation: Gain




A: (1.21744 6.03626K) delta: (871.857m -5.96065K)
B: (2.08933 75.6154) slope: -6.83673K

Simulator: Bodeplot



A: (8.05478M -53.876m) delta: (-42.3205K -119.376)
B: (8.01246M -119.43) slope: 2.82077m

Simulation: Power Dissipation



Zusammenfassung

	Vorgaben	Simuliert	Scaleable Dev.	Ana. Extracted
Open Loop Gain	>80 db	80,74 db	75,6 db	75,6 db
Gain Bandwith	10 MHz	10 MHz	8 MHz	8 MHz
Phase Margin	>65°	66°	61,5°	61,5°
Settling Time	<1μ s	180n s	180n s	180n s
Slew Rate	1V/μ s	8 V/μ s	5 V/μ s	5 V/μ s
Offset	<<1μ V	2,2μ V	1,47μ V	1,47μ V
Input CMR	+/- 1 V	+/- 1.3 V	-1.45 V/+0.9 V	-1.45 V/+0.9 V
Output Swing	+/- 0.35 V	-1.45/ +1.4	-1.5 V/+1 V	-1.5 V/+1 V
Power Dissipation	<1m W	874μ W	1.67m W	1.7m W

Formelanhang

$$SR = \frac{I_5}{C_c}$$

$$GB = \frac{g_{m1}}{C_c}$$

$$V_{in}(\max) = V_{DD} - \sqrt{\frac{I_5}{\beta_3}} - |V_{T03}|(\max) + V_{T1}(\min)$$

$$V_{in}(\min) = V_{SS} + \sqrt{\frac{I_5}{\beta_1}} + V_{T1}(\max) + V_{DS5}(sat)$$

$$V_{DS}(sat) = \sqrt{\frac{2I_{DS}}{\beta}}$$

Formelanhang

$$g_{m1} = GB \cdot C_c$$

$$V_{DS5} = V_{in}(\text{min}) - V_{SS} - \sqrt{\frac{I_5}{\beta_1}} - V_{T1}(\text{max})$$

$$g_{m6} = 2.857 \cdot g_{m2} \cdot \frac{C_L}{C_C}$$

$$I_6 = \frac{(g_{m6})^2}{2K_6S_6}$$

$$A_v = \frac{2g_{m2}g_{m6}}{I_5(\lambda_2 + \lambda_4) \cdot I_6(\lambda_6 + \lambda_7)}$$

$$P_{diss} = (I_5 + I_6)(V_{DD} + |V_{SS}|)$$