Fachgebiet Entwurf Informationstechnischer Systeme (EIS)


Thursday12:00 - 13:3013-222

2 hours of lecture (3 ECTS credits)

Start: Thursday, April 28, 2022
Note: First lecture (April 28) takes place in Bldg. 57 (Rotunde)!


See the OpenOLAT page for the course:


Please, register for the course in order to obtain access to the download area. Password information for downloads will be sent by email during the first week of the lecture period.


This course is taught in English.


apl. Prof. Dr. Dominik Stoffel


Modern technology relies more and more on computing systems, impacting all aspects of human life. The complexity of these systems is constantly growing and so is their vulnerability against design errors, manufacturing defects and faults occurring during operation. Additional challenges result from latest manufacturing technologies which are inherently more susceptible to process variations, leading to unreliable circuit devices. This lecture discusses techniques to make digital systems robust against such faults and errors. 


  1. Metrics of fault tolerance (reliability, availability, failure rate, MTTF, Weibull distribution, system reliability analysis)
  2. Structural Redundancy (triple-modular redundancy, N-modular redundancy, dynamic redundancy, hybrid schemes)
  3. Information Redundancy (codes and their properties, error detection and correction, parity codes, Hamming code, Hsiao code, checksum codes, cyclic codes, AN codes, residue codes)
  4. CMOS Failures(overview of failure causes in CMOS circuits: manufacturing defects, process variations, aging effects, soft errors)
  5. Fault Models (abstraction levels of fault models, transistor-level fault models, gate-level models, stuck-at faults, delay faults, bridging faults)
  6. Fault Simulation and Test Generation (fault simulation applications and algorithms, random test generation, structural ATPG, SAT-based ATPG, sequential test generation)
  7. Design for Testability (scan design, Built-in self test (BIST), offline BIST, online BIST)
  8. Hardware Redundancy Techniques (circuit-level resilience techniques (BISER, Razor), concurrent error detection, self-checking circuits)
  9. Software-based Resilience (checkpointing & recovery, software-based concurrent error detection)
Zum Seitenanfang