Fachgebiet Entwurf Informationstechnischer Systeme (EIS)

Architecture of Digital Systems II

EIT-EIS-573-V-4
Wednesday
Thursday
14:00 - 15:30
16:00 - 17:30
Room: 11-207
Room: 48-210

2 hours of lecture / 1 hour of assignments

Start: Wednesday, October 28, 2020

This is a virtual event. Please, see the OpenOLAT page for more information.

Examination: Architecture of Digital Systems II
Exam Dates:



Mon
Tue
Tue
Tue
2021-02-22
2021-02-23
2021-03-23
2021-04-13

DOWNLOADS

For download material and further information please use OpenOLAT. (Access information for the course is given in class.)

Link to OpenOLAT

VIRTUAL EVENT

Due to the Corona situation this course will be offered as a virtual event. Please, see the OpenOLAT page for more information. 

Content

This lecture discusses basic architectures of microprocessor-based digital systems as they are employed in embedded systems and systems-on-chip today. The chapters and their topics:

  • Introduction. Challenges of Embedded System design, the design flow and design methodology.
  • Microprocessor Instruction sets. Comparison of a general-purpose CPU with a digital signal processing CPU.
  • Microprocessor Interfaces. Mechanisms and infrastructures for communication within embedded systems. Interrupts, bus systems, bus hierarchies.
  • Processes and Operating Systems. Fundamentals of multi-tasking in embedded systems.
  • Multiprocessors. Basic multi-processing architectures and communication schemes. Cache coherence. 
  • Networks and Distributed Systems. Mechanisms and infrastructures for communication between embedded systems. Examples of network protocols.

This course is taught in English.

Exercises

The exercise sessions are tutored by Dipl.-Ing. Johannes Müller.

Homework assignments can be downloaded through OpenOLAT.

Zum Seitenanfang